



Semiconductor Glossary

Google

Search

Sponsored Links

Aktron
Single-wafer and batch immersion cleaning
<http://www.aktron.com/>

Primaxx
Leadership in HF vapor-phase MEMS etch release
<http://www.primaxxinc.com/>

Home Page

Contact Us

Sponsorship

Advertise

Enroll Now!

Search For Term:

Find Term!



Term (Index)	Definition
CD	critical dimension: term related to the geometry of features of an integrated circuit.

Term (Index)	Definition
critical dimension, CD	dimensions of the smallest geometrical features (width of interconnect line, contacts, trenches, etc.) which can be formed during semiconductor device/circuit manufacturing using given technology.

one
Source

Notes

Hit Count= 3719392

[Back To Top!](#)[Back To Home!](#)

Created and operated by J. Ruzyllo. Copyright © J. Ruzyllo 2001-2007. All rights reserved.

Information in this glossary is provided at the author's discretion. Any liability based on, or related to the contents of this glossary is disclaimed.

BEST AVAILABLE COPY

abbreviation is written with a subscript lowercase letter.)

Cpk see process capability index. (The "pk" part of the abbreviation is written with subscript lowercase letters.)

crack
n 1 : on semiconductor wafers, a cleavage or fracture that extends to the surface and may or may not pass through the entire thickness of the wafer. [ASTM F1241] 2 : of a semiconductor package or solder preform, a cleavage or fracture that extends to the surface. The crack may or may not pass through the entire thickness of the package or preform. [SEMI G51-94] 3 : in flat panel display substrates, a fissure located at the sheet edge or central area. [SEMI D9-94]

cracked bead
n in an ion-exchange resin, a bead (of an ion-exchange resin material) that exhibits a visible crack when viewed at 20X magnification. [SEMATECH]

crater
n on the surface of a slice or wafer, an individually distinguishable bowl-shaped cavity. A crater is visible when viewed under diffused illumination. [SEMATECH]

cratering
n on a slice or wafer, a surface texture of irregular closed ridges with smooth central regions. [ASTM F1241]

creep
n 1 : a measurement of the seating action of a regulator, determined by the increase in outlet pressure when flow is decreased from almost zero (0.1% of the maximum rated flow) to zero. 2 : the gradual change in dimensions of an object from prolonged exposure to high temperature or stress. [SEMATECH]

cusps
n structures with parallel major axes, attributed to substrate defects either above or below the surface plane of silicon substrates after epitaxial deposition. [ASTM F1241] Also see fishtails.

criterion-referenced instruction
n a way of organizing and managing instruction in which prespecified performance criteria are achieved by each qualified learner. Also called *mastery learning*.

critical area
n the area in which the center of a defect must occur to cause a failure or fault. [SEMATECH] Also see fault and fault probability.

critical dimension the width of a patterned line or the distance between

(CD) <i>n</i>	two lines, monitored to maintain device performance consistency; that dimension of a specified geometry that must be within design tolerances. [ASTM F127-84] Also see <u>linewidth</u> .
critical path <i>n</i>	<i>in a project</i> , the longest sequence of interdependent activities. The delay of any critical path activity will cause a corresponding delay in completion of the project. [SEMATECH]
critical pressure <i>n</i>	the pressure at which a substance may exist as a gas in equilibrium with the liquid at the critical temperature. [SEMI Chemicals/Gases, Vol. 1, 1990 (no longer in print)]
critical seal area <i>n</i>	<i>on a semiconductor package</i> , the area bounded by the shortest distance from the largest cavity, usually the wire bond cavity, to the edge of the package or ceramic layer forming the <u>seal area</u> . [SEMI G1-85] Contrast <u>non critical seal area</u> . Also see <u>critical seal path</u> .
critical seal path <i>n</i>	<i>on a semiconductor package</i> , the shortest nominal design distance from the edge of the largest cavity, usually the wire bond cavity, to the edge of the edge of the package or the minimum width of the ceramic layer forming the <u>seal area</u> . [SEMI G61-94] Also see <u>critical seal area</u> . Contrast <u>seal area</u> .
critical temperature <i>n</i>	the temperature above which gas cannot be liquefied by pressure alone. [SEMI Chemicals/Gases, Vol. 1, 1990 (no longer in print)]
CRM <i>n</i>	see <u>cost/resource model</u> .
crossbar <i>n</i>	the structure that connects the two sides of a wafer carrier at the bar end of the carrier and is used to align the carrier to processing equipment. [SEMATECH] Also called a <i>bar</i> or an <i>H-bar</i> .
crossbow <i>n</i>	the transverse bowing of a leadframe strip. [SEMI G1-89] Contrast <u>coil set</u> . Also see <u>package</u> .
crosscut technologies <i>n</i>	In the categorization of technologies, specific technologies that are required by several of the primary technologies identified in the National Technology Roadmap for Semiconductors. For example, metrology is a common need of all the Roadmap's primary technologies required for integrated circuits, thus metrology is a crosscut technology. [1994 National Technology Roadmap for Semiconductors]

532 SILICON PROCESSING FOR THE VLSI ERA

keypad, and many stations include host computer interfacing capabilities for processing and storing this data.⁶⁵

In more automated systems, the human operator is completely removed from the *defect inspection task*. In-process wafer inspection systems, based on automatic image processing have been introduced. Defect detection is accomplished either by die-to-die or die-to-database comparison. Manufacturers of these systems claim defect detection sensitivities well into the sub-micron range. Such instruments, however, often have difficulty detecting particles on substrates that have surface granularity, or particles on wafers containing surface topography. In addition, for particles near the minimum-size detection limit, such machines can miss the presence of some particles, and signal the detection of others that may be non-existent.

The remainder of this section discusses linewidth measurement techniques used to verify that critical dimensions have been produced. Procedures are described for monitoring the variation of linewidths produced in a production environment as a function of time. Such data can serve as a gauge for tracking the performance of a lithographic process line.

12.4.7.1 Linewidth Variation and Control: There are two aspects of feature sizes that must be controlled in the lithographic/etching process: 1) the absolute size of a minimum feature, including linewidth, spacing, or contact dimensions (also referred to as a *critical dimension*, or CD), and 2) the variations of the minimum feature sizes as they cross steps on wafer surfaces. Linewidth (and spacing) measurements are regularly performed to determine the actual sizes of CDs at each masking level of a process. The variation of linewidths over steps are also monitored (causes of the variation were discussed in the section on *Resist Processing: Exposure*). These two aspects are mentioned together because a tradeoff exists between absolute linewidth size and variation of the size over steps. Over-exposure and over-development can improve linewidth control, but at the expense of linewidth size. Figure 12-36 shows a SAMPLE simulation which calculates linewidth variation ΔL across a $0.5 \mu\text{m}$ step, as the line sizes vary with changing exposure and development. It shows that linewidth variation over steps can be considerably reduced by over-exposure, but at the expense of dimensional accuracy.⁶⁴

Another issue involving linewidth control is that correct feature sizes must be maintained across an entire wafer, and from one wafer to another. The ability to do this is referred to as *linewidth control*. As feature size is reduced, the tolerable error on feature size control is also




Fig. 12-36 Longitudinal section and cross sections of a photoresist line running across a one micron aluminum step. The resist profiles are simulated by SAMPLE. The nominal linewidth is $1.8 \mu\text{m}$.⁶⁴ Reprinted with permission of SPIE.

BEST AVAILABLE COPY